Software/Firmware Engineer, Astera Labs

Platform (BMC)

Salary not provided
Linux
C++
C
Senior level
Austin

More information about location

Astera Labs

Purpose-built connectivity solutions

Open for applications

Astera Labs

Purpose-built connectivity solutions

201-500 employees

B2BArtificial IntelligenceData storageEnterpriseMachine Learning

Open for applications

Salary not provided
Linux
C++
C
Senior level
Austin

More information about location

201-500 employees

B2BArtificial IntelligenceData storageEnterpriseMachine Learning

Company mission

To be a trusted partner for distributing data in intelligent systems.

Role

Who you are

  • Strong academic and technical background in electrical engineering; At a minimum, a Bachelor’s in EE or Computer Science is required, and a Master’s is preferred
  • Minimum 5 years’ experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking applications
  • Experience developing BIOS and BMC software that executes on servers or hosts
  • Experience and understanding of OS/BIOS interactions with PCIE/CXL endpoints
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks, to plan and prepare for customer meetings in advance, and to work with minimal guidance and supervision
  • Entrepreneurial, open-minded behavior and can-do attitude; Think and act fast with the customer in mind!
  • Authorized to work in the US and start immediately
  • Experience with BMC development on any of the standard BMCs associated with x86 processor systems
  • Familiarity with OpenBMC and real-world experience implementing OpenBMC functionality for AIC/PCIE-endpoints
  • Familiarity with BIOS/Host OS/kernel interactions with respect to the BMC
  • Experience with MCTP over I2C or PCIE for BMC interactions
  • Experience developing BMC software that interacts through I2C
  • Experience developing handlers for serial devices through BMC (SOL/UART)
  • High level of proficiency in C (preferred) or C++, including familiarity with EDKII
  • High level of proficiency for automating testing of BIOS
  • Working knowledge of software build environments, gcc/Make, Doxygen, and GitHub
  • Hands-on experience with Server, Storage equipment (e.g. NICs)
  • Familiarity with SoC interfaces to common IP blocks such as PCIe Controllers

Desirable

  • Experience developing MCTP over I2C/I3C protocols
  • Experience developing MCTP over PCIE
  • Experience with PLDM/SPDM models
  • Familiarity with DMTF standards
  • Familiarity with RDE and protocol overlay for BMC
  • Experience with PCIE drivers and working knowledge of linux kernel drivers
  • Experience with industry forums and collaboration workgroups such as OCP and OpenBMC

What the job involves

  • The mission of this role is to architect and develop firmware and microcontroller subsystems for Astera Labs’ SoC and systems products
  • Firmware is responsible for implementing the major differentiating features of Astera Labs’ products
  • As such, firmware is considered equally important to the hardware, and the firmware team is often customer-facing accordingly to ensure the needs of the customer are fully comprehended

Otta's take

Theo Margolius headshot

Theo Margolius

COO of Otta

Astera Labs was founded in 2017 to help companies ease bottlenecks in computing-intensive tasks. This is a problem that has become increasingly urgent with the rapid development of AI technology, and constitutes what Astera Labs has described as an addressable market that will reach $8 billion by 2025.

Although still relatively young, Astera Labs has had a particularly quick start. The pace of digital transformation has continued to accelerate amongst companies, meaning it has been able to grow despite the recent slowing of the economy. On top of this, its fabless approach facilitates faster scaling, helping to position the company as a market-leading connectivity provider.

With this remarkable growth and significant funding at its back, the company has cultivated a strong reputation and a range of products that tightly address pressing market issues. Lately, it has focused on growing its products and operations, particularly in North America and Asia, as well as expanding into Canada and eyeing up an IPO for 2024.

Insights

Top investors

46% employee growth in 12 months

Company

Funding (last 2 of 3 rounds)

Nov 2022

$150m

SERIES D

Sep 2021

$50m

SERIES C

Total funding: $206.4m

Company benefits

  • Flexible time off in the US
  • Parental leave
  • Competitive medical, dental and vision plans
  • 401K
  • Retirement and pension plans

Company values

  • Focused on customer’s needs
  • Delivering consistent results
  • Innovating exponentially
  • Operating with the highest levels of integrity and ethical standards

Company HQ

Santa Clara, CA

Founders

After graduating with a Master's in Electrical Engineering from Stanford, they were Design Director at the National Semiconductor Corporation.

Previously Systems Engineering Manager, Member of Group Technical Staff at Texas Instruments.

Salary benchmarks

We don't have enough data yet to provide salary benchmarks for this role.

Submit your salary to help other candidates with crowdsourced salary estimates.

Share this job

View 22 more jobs at Astera Labs